

# Quad 8-Bit Multiplying CMOS D/A Converter with Memory

# **DAC8408**

#### **FEATURES**

Four DACs in a 28 Pin, 0.6 Inch Wide DIP or 28-Pin J EDEC
Plastic Chip Carrier
±1/4 LSB Endpoint Linearity
Guaranteed Monotonic
DACs Matched to Within 1%
Microprocessor Compatible
Read/Write Capability (with Memory)
TTL/CMOS Compatible
Four-Quadrant Multiplication
Single-Supply Operation (+5 V)
Low Power Consumption
Latch-Up Resistant
Available In Die Form

#### **APPLICATIONS**

Voltage Set Points in Automatic Test Equipment Systems Requiring Data Access for Self-Diagnostics Industrial Automation Multichannel Microprocessor-Controlled Systems Digitally Controlled Op Amp Offset Adjustment Process Control Digital Attenuators

#### **GENERAL DESCRIPTION**

The DAC 8408 is a monolithic quad 8-bit multiplying digital-to-analog CM OS converter. Each DAC has its own reference input, feedback resistor, and onboard data latches that feature read/write capability. The readback function serves as memory for those systems requiring self-diagnostics.

A common 8-bit TT L/CM OS compatible input port is used to load data into any of the four DAC data-latches. C ontrol lines  $\overline{DS1}, \,\overline{DS2}, \,$  and A/B determine which DAC will accept data. D ata loading is similar to that of a RAM s write cycle. D ata can be read back onto the same data bus with control line R/W. The DAC 8408 is bus compatible with most 8-bit microprocessors, including the 6800, 8080, 8085, and Z80. The DAC 8408 operates on a single +5 volt supply and dissipates less than 20 mW. The DAC 8408 is manufactured using PM I's highly stable, thin-film resistors on an advanced oxide-isolated, silicon-gate, CMOS process. PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

#### ORDERING INFORMATION<sup>1</sup>

Model	INL	DNL	Temperature Range	Package Description
DAC8408GP	±1/4 L SB	±1/2 L SB	0°C to +70°C	28-Pin Plastic DIP
DAC8408ET	±1/4 L SB	±1/2 L SB	-40°C to +85°C	28-Pin Cerdip
D A C 8408AT <sup>2</sup>	±1/4 L SB	±1/2 L SB	-55°C to +125°C	28-Pin Cerdip
DAC8408FT	±1/2 L SB	±1LSB	-40°C to +85°C	28-Pin Cerdip
D A C 8408BT <sup>2</sup>	±1/2 L SB	±1 LSB	-55°C to +125°C	28-Pin Cerdip
DAC8408FPC <sup>3</sup>	±1/2 L SB	±1LSB	-40°C to +85°C	28-Contact PLCC
DAC8408FS	±1/2 L SB	±1 LSB	-40°C to +85°C	28-Pin SOL
DAC8408FP	±1/2 L SB	±1 LSB	-40°C to +85°C	28-Pin Plastic DIP


#### NOTES

<sup>1</sup>Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic DIP, and TO-can packages. For outline information see Package Information section.

<sup>2</sup>F or devices processed in total compliance to MIL-ST D-883, add /883 after part number. Consult factory for 883 data sheet.

<sup>3</sup>F or availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

**ELECTRICAL CHARACTERISTICS** (@  $V_{DD}$  = +5 V;  $V_{REF}$  =  $\pm 10$  V;  $V_{OUT}A$ , B, C, D = 0 V;  $T_A$  = -55°C to +125°C apply for DAC8408AT/BT,  $T_A$  = -40°C to +85°C apply for DAC8408ET/FT/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for DAC8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, & D.)

				<b>DAC840</b>	3	
Parameter	Symbol	Conditions	Min	Тур	Max	Units
STATIC ACCURACY Resolution Nonlinearity <sup>1, 2</sup>	N IN L	D A C 8408A/E/G D A C 8408B/F/H	8		±1/4 ±1/2	Bits LSB LSB
Differential Nonlinearity Gain Error Gain Tempco <sup>3, 6</sup>	DNL  G <sub>FSE</sub> TC <sub>GFS</sub>	DAC 8408B/F/H DAC 8408B/F/H (U sing Internal R <sub>FB</sub> )		±2	±1/2 ±1/2 ±1 ±1 ±40	LSB LSB LSB ppm/°C
Power Supply Rejection $(\Delta V_{DD} = \pm 10\%)$	PSR				0.001	%FSR/%
Leakage Current <sup>13</sup>	I <sub>LKG</sub>	T <sub>A</sub> =+25°C T <sub>A</sub> = F ull T emperature R ange			±30 ±100	nA nA
REFERENCE INPUT Input Voltage Range Input Resistance M atch <sup>4</sup> Input Resistance	R <sub>IN</sub>	R <sub>A, B, C, D</sub>	6	10	±20 ±1 14	V % kΩ
DIGITAL INPUTS Digital Input Low Digital Input High Input Current <sup>5</sup> Input Capacitance <sup>6</sup>	V <sub>IL</sub> V <sub>IH</sub> I <sub>IN</sub> C <sub>IN</sub>	$T_A = +25$ °C $T_A = F$ ull T emperature R ange	2.4	±0.01	0.8 ±1.0 ±10.0 8	V V μΑ μΑ pF
DATA BUS OUTPUTS Digital Output Low Digital Output High Output Leakage Current	V <sub>OL</sub> V <sub>OH</sub> I <sub>LKG</sub>	16 mA Sink 400 μA Source T <sub>A</sub> = +25°C T <sub>A</sub> = Full T emperature Range	4	±0.005 ±0.075		V V μA μA
DAC OUTPUTS <sup>6</sup> Propagation D elay <sup>7</sup> Settling Time <sup>11,12</sup> Output C apacitance AC F eedthrough	t <sub>PD</sub> t <sub>S</sub> C <sub>OUT</sub> FT	DAC Latches All "0s" DAC Latches All "1s" (20 V <sub>p-p</sub> @ F = 100 kHz)	54	150 190	180 250 30 50	ns ns pF pF dB
SWITCHING CHARACTERISTICS <sup>6, 10</sup> Write to Data Strobe Time  Data Valid to Strobe Set-Up Time	t <sub>DS1</sub> or t <sub>DS2</sub> t <sub>DSU</sub>	$T_A = +25$ °C $T_A = F$ ull T emperature R ange $T_A = +25$ °C $T_A = F$ ull T emperature R ange	90 145 150 175			ns ns ns ns
D ata V alid to Strobe H old T ime DAC Select to Strobe Set-U p T ime DAC Select to Strobe H old T ime W rite Select to Strobe Set-U p T ime W rite Select to Strobe H old T ime	t <sub>DH</sub> t <sub>AS</sub> t <sub>AH</sub> t <sub>WSU</sub> t <sub>WH</sub>		10 0 0 0 0			ns ns ns ns
Read to Data Strobe Width  Data Strobe to Output Valid Time	t <sub>RDS</sub>	$T_A = +25$ °C $T_A = F$ ull T emperature R ange $T_A = +25$ °C	220 350 320			ns ns ns
Output Data to Deselect Time	t <sub>oTD</sub>	$T_A = F \text{ ull } T \text{ emperature } R \text{ ange}$ $T_A = +25 ^{\circ}C$	430 200			ns ns
Read Select to Strobe Set-Up Time Read Select to Strobe Hold Time	t <sub>RSU</sub> t <sub>RH</sub>	T <sub>A</sub> = Full Temperature Range	270 0 0			ns ns ns


Specifications subject to change without notice.

**ELECTRICAL CHARACTERISTICS** @  $V_{DD}$  = +5 V;  $V_{REF}$  = ±10 V;  $V_{OUT}A$ , B, C, D = 0 V;  $T_A$  = -55°C to +125°C apply for DAC8408AT/BT, T<sub>A</sub> = -40°C to +85°C apply for DAC8408ET/FT/FP/FPC/FS; T<sub>A</sub> = 0°C to +70°C apply for DAC8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, & D. Continued


				DAC8408		
Parameter	Symbol	Conditions	Min	Тур	Max	Units
POWER SUPPLY Voltage Range Supply Current <sup>B</sup> Supply Current <sup>9</sup>	V <sub>DD</sub> I <sub>DD</sub> I <sub>DD</sub>	T <sub>A</sub> = +25°C	4.5		5.5 50 1.0	V μA mA
		$T_A = F$ ull $T$ emperature $R$ ange			1.5	mA

#### NOTES

#### **PIN CONNECTIONS**



#### **ABSOLUTE MAXIMUM RATINGS**



Package Type	θ <sub>JA</sub> *	θ <sub>JC</sub>	Units
28-Pin Hermetic DIP (T)	55	10	°C/W
28-Pin Plastic DIP (P)	53	27	°C/W
28-Pin SOL (S)	68	23	°C/W
28-Contact PLCC (PC)	66	29	°C/W

 $<sup>*\</sup>theta_{IA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{IA}$  is specified for device in socket for cerdip and P-DIP packages;  $\theta_{IA}$  is specified for device soldered to printed circuit board for SOL and PLCC packages.

#### **CAUTION**

- 1. Do not apply voltages higher than  $V_{DD}$  +0.3 V or less than -0.3 V potential on any terminal except V<sub>REF</sub> and R<sub>FB</sub>.
- 2. The digital control inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high energy electrostatic fields. K eep in conductive foam at all times until ready to use.
- 3. Use proper antistatic handling procedures.
- 4. Absolute M aximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

REV. A -3-

Lead Temperature (Soldering, 10 sec) . . . . . . . +300°C

<sup>&</sup>lt;sup>1</sup>T his is an end-point linearity specification.

<sup>&</sup>lt;sup>2</sup>G uaranteed to be monotonic over the full operating temperature range.

<sup>3</sup>ppm/°C of FSR (FSR = Full Scale Range = V<sub>REF</sub>-1 LSB.)

<sup>&</sup>lt;sup>4</sup>Input Resistance T emperature C oefficient = +300ppm/°C.

<sup>&</sup>lt;sup>5</sup>Logic Inputs are MOS gates. Typical input current at +25°C Is less than 10 nA. <sup>6</sup>G uaranteed by design.

<sup>&</sup>lt;sup>7</sup>From Digital Input to 90% of final analog output current.

<sup>&</sup>lt;sup>8</sup>All Digital Inputs "0" or V<sub>DD</sub>.

<sup>&</sup>lt;sup>9</sup>All Digital Inputs V<sub>IH</sub> or V<sub>IL</sub>.


<sup>&</sup>lt;sup>10</sup>See Timing Diagram.

 $<sup>^{11}</sup>$ D igital Inputs = 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V.

 $<sup>^{12}</sup>$ Extrapolated:  $t_S$  (1/2 LSB) =  $t_{PD}$  + 6.2 $\tau$  where  $\tau$  = the measured first time constant of the final RC decay.

 $<sup>^{13}</sup>$ AII Digital Inputs = 0 V;  $V_{REF} = +10 V$ .

Specifications subject to change without notice.




Burn-in Circuit

#### CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC 8408 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **DICE CHARACTERISTICS**



DIE SIZE  $0.130 \times 0.124$  inch, 16,120 sq. mils (3.30  $\times$  3.15 mm, 10.4 sq. mm)

1. V <sub>DD</sub>	15. DB6
2. V <sub>REF</sub> A	16. DB7 (MSB)
3. R <sub>FB</sub> A	$17. A/\overline{B}$
4. I <sub>OUT 1A</sub>	18. R/ $\overline{\mathbb{W}}$
5. I <sub>OUT 2A</sub> /I <sub>OUT 2B</sub>	19. <del>DS</del> 1
6. I <sub>OUT 1B</sub>	20. $\overline{\mathrm{DS2}}$
7. R <sub>FB</sub> B	21. V <sub>REF</sub> D
8. V <sub>REF</sub> B	22. R <sub>FB</sub> D
9. DB0 (LSB)	23. I <sub>OUT 1D</sub>
10. DB1	24. I <sub>OUT 2C</sub> /I <sub>OUT 2D</sub>
11. DB2	25. I <sub>OUT 1C</sub>
12. DB3	26. R <sub>FB</sub> C
13. DB4	27. V <sub>REF</sub> C
14. DB5	28. DGND

-4- REV. A

# **WAFER TESTLIMITS** at $V_{DD} = +5$ V; $V_{REF} = \pm 10$ V; $V_{OUT}A$ , B, C, D = 0 V; $T_A = +25$ °C, unless otherwise noted. Specifications apply for DAC A, B, C, & D.

Parameter	Symbol	Conditions	DAC8408G Limits	Units
STATIC ACCURACY Resolution Nonlinearity Differential Nonlinearity Gain Error Power Supply Rejection $(\Delta V_{DD} = \pm 10\%)^2$ $I_{OUT\ 1A,B,C,D}$ Leakage Current	$\begin{tabular}{l} N \\ INL \\ DNL \\ G_{FSE} \\ PSR \\ I_{LKG} \\ V_{REF} = +10 \ V \\ \end{tabular}$	U sing Internal R <sub>FB</sub> U sing Internal R <sub>FB</sub> All Digital Inputs = 0 V	8 ±1/2 ±1 ±1 0.001 ±30	Bits min LSB max LSB max LSB max %FSR/% max nA max
REFERENCE INPUT Reference Input Resistance <sup>3</sup> Input Resistance M atch	R <sub>IN</sub>		6/14 ±1	kΩ min/max % max
DIGITAL INPUTS Digital Input Low Digital Input High Input Current4	V <sub>IL</sub> V <sub>IH</sub> I <sub>IN</sub>		0.8 2.4 ±1.0	V max V min µA max
DATA BUS OUTPUTS Digital Output Low Digital Output High Output Leakage Current	V <sub>OL</sub> V <sub>OH</sub> I <sub>LKG</sub>	1.6 mA Sink 400 μA Source	0.4 4 ±1.0	V max V min µA max
POWER SUPPLY Supply Current <sup>5</sup> Supply Current <sup>6</sup>	I <sub>DD</sub>		50 1.0	μΑ max mA max

#### NOTES

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

REV. A -5-

<sup>&</sup>lt;sup>1</sup>This is an endpoint linearity specification.

<sup>2</sup>F SR is Full Scale Range = V<sub>REF</sub> -1 LSB.


<sup>3</sup>Input Resistance T emperature Coefficient approximately equals +300 ppm/°C.

<sup>4</sup>Logic inputs are M OS gates. Typical input current at +25°C is less than 10 nA.


<sup>5</sup>All D igital Inputs are either "0" or V<sub>DD</sub>.

<sup>6</sup>All D igital Inputs are either V<sub>IH</sub> or V<sub>IL</sub>.

#### TYPICAL PERFORMANCE CHARACTERISTICS




Supply Current vs. Logic Level



Analog Crosstalk vs. Frequency

-6- REV. A



Timing Diagram

#### **PARAMETER DEFINITIONS**

#### RESOLUTION

Resolution is the number of states (2<sup>n</sup>) that the full-scale range (FSR) of a DAC is divided (or resolved) into.

#### NONLINEARITY

N onlinearity (Relative Accuracy) is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in LSB, %, or ppm of full-scale range.

#### **DIFFERENTIAL NONLINEARITY**

Differential N onlinearity is the worst case deviation of any adjacent analog outputs from the ideal 1 LSB step size. A specified differential nonlinearity of  $\pm 1$  LSB maximum over the operating temperature range ensures monotonicity.

#### **GAIN ERROR**

Gain Error (full-scale error) is a measure of the output error between the ideal and actual DAC output. The ideal full-scale output is  $V_{\text{REF}}$  –1 LSB.

#### **OUTPUT CAPACITANCE**

Output Capacitance is that capacitance between  $I_{OUT\ 1A},\,I_{OUT\ 1B},\,I_{OUT\ 1C},\,$  or  $I_{OUT\ 1D}$  and AGND.

#### **AC FEEDTHROUGH ERROR**

T his is the error caused by capacitance coupling from  $V_{\text{REF}}$  to the DAC output with all switches off.

#### **SETTLING TIME**

Settling Time is the time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input signal.

#### **PROPAGATION DELAY**

T his is a measure of the internal delays of the DAC. It is defined as the time from a digital input change to the analog output current reaching 90% of its final value.

#### **CHANNEL-TO-CHANNEL ISOLATION**

This is the portion of input signal that appears at the output of a DAC from another DAC's reference input. It is expressed as a ratio in dB.

#### **DIGITAL CROSSTALK**

D igital C rosstalk is the glitch energy transferred to the output of one DAC due to a change in digital input code from other DACs. It is specified in nVs.

REV. A -7-

#### **CIRCUIT INFORMATION**

The DAC 8408 combines four identical 8-bit CM OS DACs onto a single monolithic chip. Each DAC has its own reference input, feedback resistor, and on-board data latches. It also features a read/write function that serves as an accessible memory location for digital-input data words. The DAC's three-state readback drivers place the data word back onto the data bus.

#### D/A CONVERTER SECTION

Each DAC contains a highly stable, silicon-chromium, thin-film, R-2R resistor ladder network and eight pairs of current steering switches. These switches are in series with each ladder resistor and are single-pole, double-throw NM OS transistors; the gates of these transistors are controlled by CM OS inverters. Figure 1 shows a simplified circuit of the R-2R resistor ladder section, and Figure 2 shows an approximate equivalent switch circuit. The current through each resistor leg is switched between  $I_{\rm OUT\ 1}$  and  $I_{\rm OUT\ 2}$ . This maintains a constant current in each leg, regardless of the digital input logic states.

Each transistor switch has a finite "ON" resistance that can introduce errors to the DAC's specified performance. These resistances must be accounted for by making the voltage drop across each transistor equal to each other. This is done by binarily-scaling the transistor's "ON" resistance from the most significant bit (MSB) to the least significant bit (LSB). With 10 volts applied at the reference input, the current through the MSB switch is 0.5 mA, the next bit is 0.25 mA, etc.; this maintains a constant 10 mV drop across each switch and the converter's accuracy is maintained. It also results in a constant resistance appearing at the DAC's reference input terminal; this allows the DAC to be driven by a voltage or current source, ac or dc of positive or negative polarity.

Shown in Figure 3 is an equivalent output circuit for DAC A. The circuit is shown with all digital inputs high. The leakage current source is the combination of surface and junction leakages to the substrate. The 1/256 current source represents the constant 1-bit current drain through the ladder terminating resistor. The situation is reversed with all digital inputs low, as shown in Figure 4. The output capacitance is code dependent, and therefore, is modulated between the low and high values.




Figure 1. Simplified D/A Circuit of DAC8408




Figure 2. N-Channel Current Steering Switch




Figure 3. Equivalent DAC Circuit (All Digital Inputs HIGH)

-8- REV. A




Figure 4. Equivalent DAC Circuit (All Digital Inputs LOW)

#### **DIGITAL SECTION**

Figure 5 shows the digital input/output structure for one bit. The digital WR,  $\overline{WR}$ , and  $\overline{RD}$  controls shown in the figure are internally generated from the external A/ $\overline{B}$ , R/ $\overline{W}$ ,  $\overline{DS1}$ , and  $\overline{DS2}$ signals. The combination of these signals decide which DAC is selected. The digital inputs are CMOS inverters, designed such that TTL input levels (2.4 V and 0.8 V) are converted into CMOS logic levels. When the digital input is in the region of 1.2 V to 1.8 V, the input stages operate in their linear region and draw current from the +5 V supply (see Typical Supply Current vs. Logic Level curve on page 6). It is recommended that the digital input voltages be as close to V<sub>DD</sub> and DGND as is practical in order to minimize supply currents. This allows maximum savings in power dissipation inherent with CM OS devices. The three-state readback digital output drivers (in the active mode) provide TTL-compatible digital outputs with a fan-out of one TTL load. The three state digital readback leakage-current is typically 5 nA.




Figure 5. Digital Input/Output Structure

#### INTERFACE LOGIC SECTION

#### **DAC Operating Modes**

- All DACs in HOLD MODE.
- DAC A, B, C, or D individually selected (WRITE MODE).
- DAC A, B, C, or D individually selected (READ MODE).
- DACs A and C simultaneously selected (WRITE MODE).
- DACs B and D simultaneously selected (WRITE MODE).

**DAC Selection:** Control inputs,  $\overline{DS1}$ ,  $\overline{DS2}$ , and  $A/\overline{B}$  select which DAC can accept data from the input port (see M ode Selection T able).

**Mode Selection:** Control inputs  $\overline{DS}$  and  $R/\overline{W}$  control the operating mode of the selected DAC.

**Write Mode:** When the control inputs  $\overline{DS}$  and  $R/\overline{W}$  are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent, and its analog output responds to activity on the data inputs DBO-DB7.

**Hold Mode:** The selected DAC latch retains the data that was present on the bus line just prior to  $\overline{DS}$  or  $R/\overline{W}$  going to a high state. All analog outputs remain at the values corresponding to the data in their respective latches.

**Read Mode:** When  $\overline{DS}$  is low and  $R/\overline{W}$  is high, the selected DAC is in the read mode, and the data held in the appropriate latch is put back onto the data bus.

#### **MODE SELECTION TABLE**

DS1		ol Logic A/B	c R/W	Mode	DAC
L L H	H H L L	H L H L	L L L	WRITE WRITE WRITE WRITE	A B C D
L L H H	H H L L	H L H L	H H H	READ READ READ READ	A B C D
L L	L L	H L	L L	WRITE WRITE	A&C B&D
H L L	H L L	X H L	X H H	HOLD HOLD HOLD	A/B/C/D A/B/C/D A/B/C/D

L = Low State, H = High State, X = Irrelevant

REV. A \_9\_

#### **BASIC APPLICATIONS**

Some basic circuit configurations are shown in Figures 6 and 7. Figure 6 shows the DAC 8408 connected in a unipolar configuration (2-Quadrant M ultiplication), and T able I shows the C ode T able. Resistors R1, R2, R3, and R4 are used to trim full scale output. Full-scale output voltage =  $V_{REF}$  -1 LSB =  $V_{REF}$  (1-2-8) or  $V_{REF} \times (255/256)$  with all digital inputs high. Low temperature coefficient (approximately 50 ppm/°C) resistors or trimmers should be selected if used. Full scale can also be adjusted using  $V_{REF}$  voltage. T his will eliminate resistors R1, R2, R3, and R4. In many applications, R1 through R4 are not required, and the maximum gain error will then be that of the DAC.

Each DAC exhibits a variable output resistance that is code-dependent. This produces a code-dependent, differential nonlinearity term at the amplifier's output which can have a maximum value of  $0.67\times$  the amplifier's offset voltage. This differential nonlinearity term adds to the R-2R resistor ladder differential-nonlinearity; the output may no longer be monotonic. To maintain monotonicity and minimize gain and linearity errors, it is recommended that the op amp offset voltage be adjusted to less than 10% of 1 L SB (1 L SB =  $2^{-8}\times V_{REF}$  or  $1/256\times V_{REF}$ ), or less than 3.9 mV over the operating temperature range. Zeroscale output voltage (with all digital inputs low) may be adjusted using the op amp offset adjustment. C apacitors C 1, C 2, C 3, and C 4 provide phase compensation and help prevent overshoot and ringing when using high speed op amps.

Figure 7 shows the recommended circuit configuration for the bipolar operation (4-quadrant multiplication), and T able II shows the C ode T able. Trimmer resistors R17, R18, R19, and R20


are used only if gain error adjustments are required and range between 50  $\Omega$  and 1000  $\Omega.$  Resistors R21, R22, R23, and R24 will range betwen 50  $\Omega$  and 500  $\Omega.$  If these resistors are used, it is essential that resistor pairs R9–R13, R10–R14, R11–R15, R12–R16 are matched both in value and tempco. They should be within 0.01%; wire wound or metal foil types are preferred for best temperature coefficient matching. The circuits of Figure 6 and 7 can either be used as a fixed reference D/A converter, or as an attenuator with an ac input voltage.

Table I. Unipolar Binary Code Table (Refer to Figure 6)

DAC Data Input MSB LSB	Analog Output
1111111	$-V_{REF}\left(\frac{255}{256}\right)$
1 0 0 0 0 0 0 1	$-V_{REF} \left(\frac{255}{256}\right)$ $-V_{REF} \left(\frac{129}{256}\right)$
1 0 0 0 0 0 0 0	$-V_{REF}\left(\frac{128}{256}\right) = \frac{-V_{IN}}{2}$
0 1 1 1 1 1 1 1	$-V_{REF}\left(\frac{127}{256}\right)$
0 0 0 0 0 0 0 1	$-V_{REF}\left(\frac{1}{256}\right)$
0 0 0 0 0 0 0 0	$-V_{REF} \left(\frac{128}{256}\right) = \frac{-V_{IN}}{2}$ $-V_{REF} \left(\frac{127}{256}\right)$ $-V_{REF} \left(\frac{1}{256}\right)$ $-V_{REF} \left(\frac{0}{256}\right) = 0$

NOTE

$$1 LSB = (2^{-8}) (V_{REF}) = \frac{1}{256} (V_{REF})$$



\*ALL AMPLIFIERS ARE OP-27s, 1/4 OP-420s, OR 1/4 OP-421s.

Figure 6. Quad DAC Unipolar Operation (2-Quadrant Multiplication)

-10- REV. A




Figure 7. Quad DAC Bipolar Operation (4-Quadrant Multiplication)

Table II. Bipolar (Offset Binary) Code Table (Refer to Figure 7)

DAC Data MSB	Input LSB	Analog Output (DAC A OR DAC B)
1 1 1 1 1	111	$+V_{REF} \left(\frac{127}{128}\right)$ $+V_{REF} \left(\frac{1}{128}\right)$
1 0 0 0 0	0 0 1	$+V_{REF}\left(\frac{1}{128}\right)$
1 0 0 0 0	0 0 0	0
0 1 1 1 1	1 1 1	$-V_{REF} \left(\frac{1}{128}\right)$ $-V_{REF} \left(\frac{127}{128}\right)$ $-V_{REF} \left(\frac{128}{128}\right)$
0 0 0 0 0	0 0 1	$-V_{REF}\left(\frac{127}{128}\right)$
0 0 0 0 0	0 0 0	$-V_{REF}\left(\frac{128}{128}\right)$

NOTE

$$1 LSB = (2^{-7}) (V_{REF}) = \frac{1}{128} (V_{REF})$$

#### **APPLICATION HINTS**

**General Ground Management:** AC or transient voltages between AGND and DGND can appear as noise at the DAC 8408's analog output. Note that in Figures 5 and 6,  $I_{OUT2A}/I_{OUT2B}$  and  $I_{OUT2C}/I_{OUT2D}$  are connected to AGND. Therefore, it is recommended that AGND and DGND be tied together at the DAC 8408 socket. In systems where AGND and DGND are tied together on the backplane, two diodes (1N 914 or equivalent) should be connected in inverse parallel between AGND and DGND.

**Write E nable Timing:** During the period when both  $\overline{DS}$  and  $R/\overline{W}$  are held low, the DAC latches are transparent and the analog output responds directly to the digital data input. To prevent unwanted variations of the analog output, the  $R/\overline{W}$  should not go low until the data bus is fully settled (DATA VALID).

REV. A -11-

#### SINGLE SUPPLY, VOLTAGE OUTPUT OPERATION

The DAC 8408 can be connected with a single +5 V supply to produce DAC output voltages from 0 V to +1.5 V. In Figure 8, the DAC 8408 R-2R ladder is inverted from its normal connection. A +1.500 V reference is connected to the current output pin 4 ( $I_{\rm OUT\ 1A}$ ), and the normal  $V_{\rm REF}$  input pin becomes the DAC output. Instead of a normal current output, the R-2R ladder outputs a voltage. The OP-490, consisting of four precision low power op amps that can operate its inputs and outputs to zero volts, buffers the DAC to produce a low impedance output voltage from 0 V to +1.5 V full-scale. T able III shows the code table.

With the supply and reference voltages as shown, better than 1/2 LSB differential and integral nonlinearity can be expected. To maintain this performance level, the +5 V supply must not drop below 4.75 V. Similarly, the reference voltage must be no higher than 1.5 V. This is because the CMOS switches require a minimum level of bias in order to maintain the linearity performance.

Table III. Single Supply Binary Code Table (Refer to Figure 8)

DAC Data Input MSB LSB	Analog Output
1111111	$V_{REF} \left( \frac{255}{256} \right)$ , +1.4941 V
1 0 0 0 0 0 0 1	$V_{REF} \left( \frac{129}{256} \right)$ , +0.7559 V
1 0 0 0 0 0 0	$V_{REF} \left( \frac{128}{256} \right)$ , +0.7500 V
0 1 1 1 1 1 1 1	$V_{REF} \left( \frac{127}{256} \right)$ , +0.7441 V
0 0 0 0 0 0 0 1	$V_{REF}\left(\frac{1}{256}\right)$ , +0.0059 V
0 0 0 0 0 0 0 0	$V_{REF} \left( \frac{0}{256} \right)$ , 0.0000 V




Figure 8. Unipolar Supply, Voltage Output DAC Operation

-12- REV. A




Figure 9. A Digitally Programmable Universal Active Filter

#### A DIGITALLY PROGRAMMABLE ACTIVE FILTER

A powerful D/A converter application is a programmable active filter design as shown in Figure 9. The design is based on the state-variable filter topology which offers stable and repeatable filter characteristics. DAC B and DAC D can be programmed in tandem with a single digital byte load which sets the center frequency of the filter. DAC A sets the Q of the filter. DAC C sets the gain of the filter transfer function. The unique feature of this design is that varying the gain of filter does not affect the Q of the filter. Similarly, the reverse is also true. This makes the programmability of the filter extremely reliable and predictable. N ote that low-pass, high-pass, and bandpass outputs are available. This sophisticated function is achieved in only two IC packages.

The network analyzer photo shown in Figure 10 superimposes five actual bandpass responses ranging from the lowest frequency of 75 Hz (1 LSB ON) to a full-scale frequency of 19.132 kHz (all bits ON), which is equivalent to a 256 to 1 dynamic range. The frequency is determined by  $f_{C}=1/2\pi RC$  where R is the ladder resistance ( $R_{\rm IN}$ ) of the DAC 8408, and C is 1000 pF. N ote that from device to device, the resistance  $R_{\rm IN}$  varies. Thus some tuning may be necessary.




Figure 10. Programmable Active Filter Band-Pass Frequency Response

All components used are available off-the-shelf. U sing low drift thin-film resistors, the DAC 8408 exhibits very stable performance over temperature. The wide bandwidth of the OP-470 produces excellent high frequency and high Q response. In addition, the OP470's low input offset voltage assures an unusually low dc offset at the filter output.

REV. A -13-




Figure 11. A Digitally Programmable, Low-Distortion Sinewave Oscillator

# A LOW-DISTORTION, PROGRAMMABLE SINEWAVE OSCILLATOR

By varying the previous state-variable filter topology slightly, one can obtain a very low distortion sinewave oscillator with programmable frequency feature as shown in Figure 11. Again, DAC B and DAC D in tandem control the oscillating frequency based on the relationship  $f_C=1/2\pi R\, C$ . Positive feedback is accomplished via the 82.5  $k\Omega$  and the 20  $k\Omega$  potentiometer. The Q of the oscillator is determined by the ratio of 10  $k\Omega$  and

 $475\Omega$  in series with the FET transistor, which acts as an automatic gain control variable resistor. The AGC action maintains a very stable sinewave amplitude at any frequency. Again, only two ICs accomplish a very useful function.

At the highest frequency setting, the harmonic distortion level measures 0.016%. As the frequencies drop, distortion also drops to a low of 0.006%. At the lowest frequency setting, distortion came back up to a worst case of 0.035%.

-14- REV. A